- Airwires in Eagle pcb | Forum for Electronics
Welcome to EDAboard com Welcome to our site! EDAboard com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals and a whole lot more! To participate you need to register Registration is free Click here to register now
- [SOLVED] - How to measure distance in EAGLE? - Forum for Electronics
How to measure in EAGLE? Somebody knows how to measure a distance between two points in EAGLE? Whether there is in it a ruler and snap, how in P-CAD?
- Difference between . sdc and . sdf files | Forum for Electronics
The SDF file extension can be used as a schedule data file, a source definition file, a standard data format, a standard delay format, and a system data format The SDF file extension is a data file with a fixed length of ASCII, when it works as a system data format file
- Netlist error in orcad capture | Forum for Electronics
1 open the property of part by double clicking on it 2 set filter by> oracd layout 3 write footprint name in PCB_FOOTPRINT box 3 1 you have to write name according to either preloaded footprints or by user created footprints 3 2 library footprints are found in C:\Program Files\Orcad\Layout\Library (for orcad v9) or in C:\Cadence\SPB_16 5\share\pcb\pcb_lib\symbols (for cadnce orcad spb
- What is output voltage of fullwave rectifier if input is 230v AC?
hi, i am designing a super led night lamp using high power leds i have attached that ckt in that ckt i need to build a fullwave rectifier,so made it using doides IN4007 input voltage is 230v AC ,i am not using any Transformer at the input, getting ouput
- help me to kill the process (cadence) | Forum for Electronics
cadence + kill can anyone help me i cannot edit my design (cadence) after my pc is hang,, after restart my pc i cannot edit my design,,anyone can help me what is the command for kill this process i`ve try kill -9 PID but it cannot work
- [SOLVED] - what do set_max_delay set_min_delay mean?
Hi all: I saw the following descriptions for Setting Maximum and Minimum Path Delays: pt_shell> set_max_delay 12 \\ -from [get_cells REGA] -to [get_cells REGB] With this timing exception, PrimeTime ignores the clock relationships A path delay between these registers that exceeds 12 time
- How do you make a Non Plated Through Hole for Mounting - Altium
As the title asks how do you make a non plated through hole in altium? What I am trying to do is have a hole in between two seperate planes which are set to two different net classes The hole is a Non-Plated Through Hole, which is to have a standard to board edge clearance (Top Hole in the
|