|
- P4 Programming Language - P4 is a domain-specific language for network . . .
A place to discuss the P4 Programming Language and Ecosystem
- Register manipulation - Getting Started with P4 - P4 Programming Language
A P4 register is in some ways better named an “array”, if that makes it more familiar to you It is an array of values, all with the same type A read operation retrieves the value stored in the array at one index, without changing any values stored in the array A write operation modifies the value stored in the array at one index, without changing any values stored at other indices
- P4 architecture - P4 Programming Language
The P4 16 language version (this is a perception more than a fact) seems to have put the PISA term aside P4 16 also required the “architecture” concept (like V1Model) so the concept of PISA made more sense to how you define the pipeline when talking about P4 14 -programmable targets
- Difference between P4 architectures - PISA vs PSA
The P4_16 language spec includes a sample P4_16 architecture, called “Very Simple Switch Architecture” to illustrate the necessary points PSA, PNA, v1model, TNA, T2NA and a number of others are all P4_16 architectures, with the formally defined interfaces, coded in P4_16 language
- How tables work? - Getting Started with P4 - P4 Programming Language
Hi, can someone plz explain how do tables work and what is the relation between key and actions?
- Unexpected Queue Depth Spikes in BMv2 (v1model) During Congestion . . .
Hi！ When I write a P4 program on BMv2 using the v1model, I need to monitor queue length information for my congestion control algorithm I obtain this information by reading standard_metadata deq_qdepth at the egress when each packet dequeues, to achieve a certain level of real-time queue monitoring My congestion control process works as follows: I implemented a real-time token bucket in
- Data Consistency Issues When Using Stateful Data in P4 Programs
While writing a P4 program on BMv2 (v1model), I encountered a conceptual issue In the data plane, it seems natural to process multiple packets in parallel However, when using stateful elements (like registers) that are updated based on packet-triggered operations, I wonder if this can lead to concurrent access problems
- Intel P4 Studio - P4 Dev - P4 Programming Language
We want to use P4 for CPS applications and are in the process of purchasing two Tofino2 switches For that, I recently applied for the Intel Connectivity Research Program to obtain the Intel P4Studio before we can buy the hardware The notification says there is a 20-business-day lead time for verification
|
|
|