|
- Embedded Coder Support Package for AMD SoC Devices
Embedded Coder® Support Package for Xilinx® Zynq®-7000 Platform supports ANSI® C code generation for the ARM® portion of the Xilinx Zynq SoC When used in combination with the HDL Coder™ Support Package for Xilinx Zynq-7000 Platform, this solution can program the Xilinx Zynq SoC using C and HDL code generation
- Getting Started with VxWorks 7 on AMD Zynq Boards
This example shows how to generate and run code from a Simulink® model onto an AMD Zynq® ZC702 evaluation kit with a VxWorks® 7 operating system
- FPGA Design and Codesign - AMD System Generator and HDL Coder
Modeling and Simulation Simulink for Model-Based Design enables you to reduce development time for AMD FPGA and Zynq SoC applications by modeling the hardware implementation at a high-level and simulating in the system context
- AMD SoC Support from SoC Blockset - Hardware Support - MathWorks
SoC Blockset Support Package for AMD FPGA and SoC Devices enables you to design, evaluate, and implement SoC hardware and software architectures on AMD FPGAs and AMD Zynq ® SoCs and Versal Adaptive SoCs Using this support package along with Embedded Coder and HDL Coder, you can build, load, and execute SoC models on AMD FPGA and SoC boards
- Pulse-Doppler Radar Using AMD RFSoC Device - MathWorks
This example shows how to build, simulate, and deploy a pulse-Doppler radar system in Simulink® using an SoC Blockset™ implementation targeted on the AMD® Zynq® UltraScale+™ RFSoC evaluation kits Using this example, you can detect and estimate the range and velocity of moving targets The range-Doppler processing is partitioned across a field-programmable gate array (FPGA) and a
- Troubleshooting connection issues with Xilinx Zynq platform
This is a guide for troubleshooting connection issues with Xilinx® Zynq-7000® and Zynq® UltraScale+ boards (now referred to as "AMD SoC Devices") when using MATLAB Simulink workflows It applies to
- AMD SoC Support from Embedded Coder - MathWorks
Capabilities and Features Embedded Coder Support Package for Xilinx ® Zynq ® Platform supports generation of ANSI ISO C C++ code targeting the Cortex-A processor of AMD Zynq SoCs or Versal Adaptive SoCs Additionally, for NEON-optimized code implementing DSP filters, use the ARM ® Cortex A ® Ne10 Library Support from DSP System Toolbox
- Get Started with IP Core Generation from Simulink Model
This example shows how to use the hardware-software co-design workflow to blink LEDs at various frequencies on the Xilinx® Zynq® ZC702 evaluation kit
|
|
|