|
- AMD FPGAs and Zynq SoCs - MathWorks
Prototyping on FPGA- and Zynq SoC-Based Platforms To get started prototyping, you can download support packages to target pre-configured AMD FPGA- and Zynq SoC-based evaluation platforms for live over-the-air software-defined radio, BLDC motor control, video and image processing with live camera input, or deep learning inference processing
- AMD SoC Support from SoC Blockset - Hardware Support - MathWorks
SoC Blockset Support Package for AMD FPGA and SoC Devices enables you to design, evaluate, and implement SoC hardware and software architectures on AMD FPGAs and AMD Zynq ® SoCs and Versal Adaptive SoCs Using this support package along with Embedded Coder and HDL Coder, you can build, load, and execute SoC models on AMD FPGA and SoC boards
- Customize PetaLinux Image for AMD Xilinx Devices
If you already have a PetaLinux project for the Xilinx Zynq UltraScale+ ZCU111 RFSoC Evaluation Kit, skip to Customize PetaLinux Image Open the Xilinx Downloads Page for 2022 1 Release page Select PetaLinux from the top menu
- Programming Zynq RFSoCs Using Simulink - MATLAB Simulink - MathWorks
Introducing Zynq RFSoC Reviewing RFSoC transceiver tiles Examining RFSoc digital up converter and down converter Reviewing differences between RFSoC Generation 1 and Generation 3 devices Reviewing the support offerings of MathWorks ® for RFSoC Frequency Planning
- Using a Custom Board with SoC Blockset - MATLAB amp; Simulink - MathWorks
The new hardware board, Zynq ZCU106 Custom SoC Board, can be used with SoC Blockset For example, you can use this board to implement the Streaming Data from Hardware to Software example Open the top model soc_hwsw_stream_top On the System on Chip tab, click Hardware Settings
- Programming Zynq SoCs with MATLAB and Simulink - MathWorks
This hands-on, two-day course focuses on developing and configuring models in Simulink ® and deploying on Xilinx ® Zynq ®-7000 All Programmable SoCs The course is designed for Simulink users who intend to generate, validate, and deploy embedded code and HDL code for software hardware codesign using Embedded Coder ® and HDL Coder™
- Frame-Based Video Pipeline Using Zynq UltraScale+ and FMC-HDMI-CAM
This example shows how to design and deploy a frame-based video processing pipeline implemented in Simulink® on a Zynq® UltraScale+ device This example uses SoC Blockset™ Support Package for AMD® FPGA and SoC Devices to deploy the Frame-Based Video Pipeline in Simulink example to the AMD® Zynq® UltraScale+ MPSoC ZCU102 Evaluation Kit
- AMD SoC Support from Embedded Coder - Hardware Support - MathWorks
Embedded Coder Support Package for Xilinx ® Zynq ® Platform supports generation of ANSI ISO C C++ code targeting the Cortex-A processor of AMD Zynq SoCs or Versal Adaptive SoCs Additionally, for NEON-optimized code implementing DSP filters, use the ARM ® Cortex A ® Ne10 Library Support from DSP System Toolbox
|
|
|